

Figure 2 (Prior Art)

[illegible]




Figure 3 (Prior Art)

FIG. 3 is a block diagram of a video encoding and decoding system 300.




Figure 4 (Prior Art)

Copyright © 2000 by Intel Corporation




Figure 5A




Figure 5B




Figure 5C

[illegible]




Figure 6




Figure 7




Figure 8




Figure 10




Figure 12




Figure 13A




Figure 13B